A PLL/PWM motor speed control system, implementing a type of loop filter for PLL, utilizing counters, a multiplexer and a comparetor as operation elements for PWM signals. As a result, it can be implemented as a one-chip IC featuring a low gate count.
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In this paper, considering time resolution of integral operation, an improved circuit for removing steady phase error is proposed.
